

**LAB # 8**



**DATED:**

**7th January, 2023**

**SUBMITTED TO:**

**Engr. Rehmat Ullah**

**CSE-202L Digital Logic Design Lab**

**Fall 2022**

**SUBMITTED BY:**

**Ali Asghar(21PWCSE2059)**

**Suleman Shah(21PWCSE1983)**

**Abu Bakar(21PWCSE2004)**

**Department of Computer Systems Engineering**

**University of Engineering & Technology, Peshawar**